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ABSTRACT 
 Despite having world record efficiencies, high costs associated with deposition 
and the substrate have barred III-V entry into terrestrial PV markets. Substrate reuse 
technology offers a promising route towards reducing III-V manufacturing costs where 
devices deposited on the substrate are lifted off to enable the substrate to be used for 
future growths. Controlled spalling is a potential substrate reuse method and is the 
focus of this work.  
Controlled spalling is a method of exfoliating single-crystal sheets by propagating 
a crack parallel to the surface by applying an external force to a sub-critically stressed 
overlayer deposited on the substrate. This work develops a method to reliably spall 2” 
(100)-Ge wafers in order to test the hypothesis that, despite having different geometries, 
the electroplating parameters used to controllably spall square test samples can be 
directly applied to the wafer-scale. An automated spalling jig is developed to enable 
safe wafer handling and facilitate controlled spalling at a constant velocity. Crack 
initiation is found to be a vital step to achieve controlled spalling at the wafer-scale.  
 As-spalled (100)-Ge wafers are also investigated as substrates for III-V device 
growth. A 12.8% efficient single-junction GaAs device without an antireflective coating is 
grown on an as-spalled (100)-Ge wafer using HVPE at NREL. Spall depth for full wafers 
is observed to be inconsistent. Crack arrest lines that are generated during controlled 
spalling are amplified by defects that form during the electroplating process. However, 
arrest lines in Ge appear to be morphological defects only, as dislocations are not 
observed to form as a result of electroplating or controlled spalling processes. 
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 Silicon (Si) photovoltaics have long dominated the market for terrestrial solar 
applications because of their relatively high performance and low manufacturing costs 
[1]. However, as silicon approaches limits in conversion efficiency, alternative devices 
are being investigated to meet the goals set forth by the U.S. Department of Energy 
Sunshot Initiative [1, 2]. One candidate that has potential to transform the market for 
terrestrial photovoltaics are III-V devices. When compared to all other photovoltaic (PV) 
technologies, III-V solar cells have record efficiencies across the board for single and 
multi-junction devices under the global AM1.5 spectrum [3].The device structure can 
also be thin, light, and flexible while maintaining a high conversion efficiency, which has 
potential to change the current paradigm for how and where terrestrial solar devices are 
installed [1]. Despite significant benefits, high costs associated with deposition and the 
substrate have barred III-V entry into terrestrial PV markets.  
 The purpose of this work is to present advancements in controlled spalling of 
(100)-oriented germanium (Ge) wafers as a path towards cost reduction and substrate 
reuse for III-V devices. In section 1.1, alternative methods for III-V substrate reuse are 
presented. Section 1.2 discusses theoretical studies of spalling and builds to a practical 
understanding of spontaneous and controlled spalling. Section 1.3 discusses methods 
for spalling full wafers and how it could reduce unusable material generated during 
conventional wafer manufacturing processes. Section 1.4 talks about the current state 
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of the art in controlled spalling (100)-Ge substrates. Section 1.5 describes a 
collaboration between Colorado School of Mines (Mines) and the National Renewable 
Energy Laboratory (NREL) that investigates III-V growth on as-spalled Ge substrates. 
Finally, section 1.6 provides a brief overview of this thesis.  
1.1 Alternative Methods for Substrate Reuse 
In a technoeconomic analysis by Ward et al., epitaxial lift-off (ELO), a porous 
germanium release layer, and spalling are analyzed as three possible solutions to 
achieve substrate reuse for III-V solar cells. Of the three technologies, ELO is the most 
mature where companies such as MicroLink Devices and Alta Devices have already 
adopted the process commercially [4]. ELO uses a lattice-matched sacrificial layer that 
is preferentially etched in a wet chemical process to exfoliate the III-V device and 
enable substrate reuse for subsequent growth. Lift-off time is measured on the order of 
hours and is commonly achieved using dangerous hydrofluoric acid (HF) [5]. One study 
demonstrated ELO by using less dangerous hydrochloric acid (HCl) [6]; however, this is 
not ideal because HCl also etches active layers in the III-V cell [7].  
During conventional ELO, HF damages the substrate surface and chemo-
mechanical polishing (CMP) is required to recover a condition ready for epitaxy after 
every lift-off cycle [4]. CMP cannot be performed indefinitely and on average 30µm of 
the substrate is removed with each repolish [8]. Ward demonstrates that beyond reusing 
a substrate 30 times, the number of times a substrate can be cycled without needing 
CMP becomes a significant cost factor associated with the III-V device [4]. To eliminate 
the need for CMP after every lift-off cycle, Lee et al. successfully utilizes lattice-matched 
protection layers on (100)-GaAs substrates [9, 10]. Some additional processing steps 
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are required to recover the original GaAs surface after lift-off where the protection layers 
are plasma cleaned and then etched away. Promising results from this method show 
three consecutively processed devices with equivalent performance grown on the same 
substrate that has not undergone CMP [7]. It is currently unclear how many times the 
substrate can practically be reused without requiring CMP because etching the 
protection layers has been shown to leave a residue on the substrate’s surface [11]. 
Forming a weakened mesoporous germanium release layer is the least mature of 
the three reuse technologies and requires further development to determine if it is a 
viable path forward. In its current state, pores are formed by anodic etching of a 
germanium substrate in a highly concentrated HF solution. The etching process to form 
the mesoporous layer takes on the order of hours [12]. Next, the porous substrate is 
annealed in a hydrogen atmosphere where the substrate surface reforms and pores 
coalesce beneath the surface forming a weakened region ready for mechanical 
exfoliation [13]. Boucherif et al. shows the formation of a double porous layer by using 
two different current densities during the anodic etch step. Results show that annealing 
the double porous layer leads to a surface that is suitable for growing single crystal 
GaAs [14]. Alkurd demonstrates a successful III-V device grown on a reformed Ge 
surface with embedded pores [15]. However, significant development is still needed for 
porous germanium to be a realistic substrate reuse technology. 
1.2 Spalling 
Spalling in semiconductors is an exfoliation technique that uses the biaxial stress 
in an adherent film to propagate a crack parallel to a substrate’s surface. The idea 
behind spalling as a substrate reuse strategy is that a substrate can be fractured 
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parallel to its surface to enable lift-off of III-V solar cells and recover a surface for 
subsequent device growth. Spalling does not require the use of hazardous acids like 
ELO or porous Ge do. Additionally, results from Crouse (discussed in section 1.4) show 
that spalling of (100)-Ge substrates can be completed on the order of minutes, 
achieving a significantly higher throughput than ELO or fracturing a mesoporous Ge 
release layer [5, 13, 16].  
Spalling is not limited to semiconductor substrates and is based on the idea that 
shear stresses acting on a crack will deflect the crack tip onto a path where the energy 
release rate, G, is maximized and shear stresses are minimized The stress intensity 
factors KI, KII , and KIII describe the stress state near the crack tip for the opening, in-
plane shear, and out-of-plane shear modes respectively [17]. Thouless conducts a 
study where glass and PMMA samples with a pre-crack are subject to an edge load and 
moment so that there is a mixed mode stress state at the crack tip consisting of KI and 
KII components. Thouless observes that when the critical condition for crack 
propagation is met, the pre-crack deflects in an unstable manner (either into or out of 
the sample depending on the sign of KII) and then propagates in a stable manner 
parallel to the sample surface near where the calculated stress intensity factor KII is 
equal to 0 [18]. For a bilayer system consisting of a substrate and adherent film, biaxial 
tension in the adherent film generates an equivalent stress state to an edge load and 
moment with KI and KII components.  
Suo and Hutchinson develop a theoretical model to describe spalling in a bilayer 
system. A general equation governing the steady-state spall depth is presented by 
enforcing the KII = 0 criterion. The substrate and stressor film are assumed to be 
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homogenous, isotropic, and linear elastic with a predefined semi-infinite crack parallel to 
the interface. The energy release rate, G, in the bilayer system is shown to be 
proportional to the product of the adhering film’s residual stress squared, σf
2, and the 
film’s thickness, hf [19], as. 
G ∝ σf
2hf. 
Furthermore, steady-state spall depth is shown to scale with stressor layer thickness 
[19]. These results are significant for substrate reuse because if experimentalists tailor 
the residual stress of the adherent film to minimize the thickness needed for G to meet 
the critical condition for fracture, Gc, then the unusable material with each spalling cycle 
(shown in Figure 1.1) can be limited to the order of a few micrometers.  
 
 
Spalling in a bilayer system has been observed to occur spontaneously when KII  
= 0 and KI	exceeds the critical condition for mode I fracture, KIC of the substrate [20]. 
The Stress Induced Lift-Off Method (SLIM-cut) is a technique that has successfully 
exfoliated Si thin films by inducing spontaneous spalling. In the technique, spontaneous 
spalling is achieved by using differences in coefficients of thermal expansion between a 
Figure 1.1 Judicious selection of the stressor layer can minimize waste during spalling 
by enforcing the KII  =  0 criterion near the substrate’s surface. Image adapted from [16]. 
(1.1) 
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substrate and adhered metal paste. A sufficient biaxial stress able to induce 
spontaneous spalling is achieved by cooling the system from a high temperature 
annealing step [21, 22]. This method is not suitable for substrate reuse because defects 
generated due to the high temperature treatment negatively impact device performance 
[23]. Other studies demonstrate spontaneous spalling at low temperatures [23, 24]. 
However, these methods are also not ideal for III-V substrate reuse because multiple 
fracture fronts can form during spontaneous spalling that cause cracking in the 
exfoliated thin film [25].  
In controlled spalling, a thin film is deposited under residual tension to generate a 
biaxial stress but does not meet the condition where, KI system ≥ KIC substrate. As a result, 
controlled spalling requires that a crack be initiated and then be propagated by the 
continuous application of an external force. Unlike spontaneous spalling, controlled 
spalling facilitates a single propagation front that results in a smooth surface necessary 
for III-V epitaxial growth. 
1.3 Controlled Spalling Techniques at the Wafer-Scale 
Conventional wafer manufacturing processes generally begin with a thick 
cylindrical single crystal known as a boule. To obtain a wafer, the boule is sliced using a 
wire saw and the surface of the wafer is prepared for epitaxy using CMP. The slicing 
and polishing processes generate unusable material known as the kerf loss, where for 
standard wafer thicknesses, the kerf loss represents ~40% of the total boule [26]. 
Exfoliating devices directly from a boule and using the unpolished surface for growth is 
a way to reduce III-V manufacturing costs by eliminating unusable material generated 
during wafer production. In this study, understanding how controlled spalling is achieved 
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at the wafer-level is an intermediate step to eventually studying exfoliation from a boule 
because both have a circular geometry. The effect of wafer thickness as it relates to 
controlled spalling parameters is not discussed in this study because there is already 
experimental and theoretical evidence showing that at shallow spall depths, spall depth 
varies almost linearly with stressor layer thickness and is independent of the (100)-Ge 
substrate’s thickness [19, 27]. 
Several different controlled spalling techniques already exist for full wafers where 
differences primarily derive from how the initial fracture point is defined, what is being 
used as the stressor material, how the stressor layer is deposited, and by what 
mechanism an external force is being applied to propagate the crack front. The 
remainder of this section presents an overview of existing wafer-scale controlled 
spalling techniques. 
Work from Niepelt and Hensen presents a technique using a thermo-mechanical 
force to enable controlled spalling of Si wafers. In their work, aluminum acts as the 
stressor layer and is evaporated onto the substrate’s surface. Next, a fracture initiation 
point is defined along the edge of the Si wafer by using a laser scribe to cut through the 
stressor layer into the Si substrate. Exfoliation is achieved by locally heating the 
aluminum film using a halogen lamp and lowering the sample at a constant speed into a 
cooling bath, scribed edge first. The maximum temperature of the substrate is 250°C, 
which is far below the brittle to ductile transition temperature for Si [28-30]. Rapid 
incremental cooling of the bilayer system allows for a controlled exfoliation process 
starting at the fracture initiation point.  
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In other cases, an externally applied mechanical force is used to controllably 
exfoliate a thin film from the substrate. A collaboration between AstroWatt Inc. and 
Applied Novel Devices Inc. and the University of Texas, Austin, demonstrates that a 
substrate electroplated with nickel can be annealed to enhance residual tension in the 
adherent film. Fracture is initiated by a mechanical wedge that drives a crack to 
separate a thin film from the substrate [31]. This technique has been used to exfoliate 
thin films from (100) and (111)-Si wafers along with (100)-Ge wafers [32, 33]. Work from 
this collaboration also shows a 5.28% efficient a-Si:H/c-Ge solar cell exfoliated from a 
(100)-Ge wafer [34, 35].  
Researchers at the IBM T. J. Watson Research Center have achieved controlled 
spalling of several different types of wafers through sputter deposition of a nickel 
stressor layer [36]. The film is deposited at room temperature and is under residual 
tension. Sufficient nickel thickness is applied so that exfoliation of a thin film is achieved 
by applying a pressure sensitive tape and peeling the tape off by hand. In their original 
patent for controlled spalling, a crack initiation point is defined by a laser scribe [37]. 
However, later patents by Bedell et al. show that an “edge-exclusion region” is another 
effective way to initiate a crack without causing intentional damage to the substrate [38, 
39]. One example of an edge exclusion region is known as an adhesion demoter, which 
prevents the stressor film from adhering well to the substrate’s edge [39]. Bedell 
provides several examples of what an adhesion demoter might be but has not published 
the exact demoter used by IBM. Work at IBM shows that a tandem InGaP/InGaAs 
device grown using metal organic chemical vapor deposition (MOCVD) and exfoliated 
from a (100)-Ge substrate exhibits equivalent performance to a control sample grown 
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on bulk Ge [40, 41]. This result is very promising for controlled spalling because it 
shows that the act of exfoliation does not inhibit device quality. Bedell also shows that 




The controlled spalling process from IBM has some key benefits for substrate 
reuse when compared to the other exfoliation techniques and is used as a model in this 
thesis to develop a procedure for (100)-Ge wafers. The flexible adhesive prevents the 
exfoliated film from cracking due to the residual stress in the nickel stressor layer [25]. 
Also, unlike a laser scribe, the adhesion demoter facilitates controlled spalling without 
intentionally damaging the substrate or generating thermally induced defects [42]. To 
become industrially relevant, Ward’s analysis shows that controlled spalling needs to 
enable ~100 reuses of a single substrate [4]. It is expected that scribing the substrate to 
initiate a crack will not only cause further complications for future processing but also 
premature wafer breakage.  
 
 
Figure 1.2 IBM demonstrates controlled spalling of a (110)-GaAs boule. Image adapted 
from [36]. 
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1.4 Current State of the Art for Spalling (100)-Ge Substrates 
 Bedell et al. is the first to demonstrate controlled spalling of 4” diameter (100)-Ge 
wafers through a nickel stressor layer deposited by DC magnetron sputtering. The 
nickel is deposited at room temperature. The magnitude of residual stress is controlled 
by the argon sputtering pressure, and experimental results show that residual stresses 
can be tuned to fall between 300 and 700 MPa. Experimental methods for crack 
initiation are not described in the publication, and exfoliation is induced by manually 
peeling an adhesive handle attached to the stressor layer. The process window from 
Bedell’s work shows the appropriate combinations of film stress and thickness that 




 As discussed in section 1.2, fracture depth during controlled spalling is of the 
utmost importance for III-V substrate reuse because it directly controls how much 
material loss is incurred with each exfoliation cycle beyond that needed by the device 
itself. Experimental results from IBM show that spall depth in (100)-Ge wafers scales 
Figure 1.3 Controlled spalling window for (100)-Ge wafers using sputtered Ni stressor 
layer. Process developed by IBM and figure adapted from [25]. 
 11  
with nickel thickness given a sufficient residual stress in the film to allow controlled 




Like a nickel sputtering process, nickel electroplating offers a wide range of 
achievable residual stress values. One way residual stress is controlled in electroplating 
is through the plating current density. Luo et al. shows that the residual tensile stress in 
an electroplated nickel layer on a metal-seeded Si substrate increases linearly from 0-
250 MPa over a current density range of 0-30 mA/cm2 [43]. Kwon et al. proposes that a 
smaller grain size and higher hydrogen evolution are the mechanisms for the observed 
increase in residual stress due to the increasing current density. Furthermore, Kwon et 
al. shows that incorporating phosphorous acid, H3PO3, into a nickel-plating solution 
increases residual film stress by decreasing the nickel grain size and crystallinity. With 
the incorporation of 10mM of H3PO3 in a nickel-plating solution, a Ni-P film plated on a 
metal-seeded Si substrate at 10 mA/cm2 has a stress of ~300 MPa compared to ~100 
MPa for a film plated in a Watts nickel bath at the same current density. Film stress 
Figure 1.4 IBM results show that spall depth scales with stressor layer thickness in 
(100)-Ge wafers. Adapted from [25]. 
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does not increase linearly with the addition of phosphorous and is observed to decrease 
when the phosphorous concentration in the film becomes too high [44].  
Prior research by Crouse demonstrates controlled spalling of 2cm x 2cm diced 
(100)-Ge samples by electrodepositing a stressor layer directly onto a p-type Ge 
substrate. After plating, the samples are immersed in a 2:1:10 volumetric ratio of 
NH4OH, H2O2, and deionized H2O for 3 minutes to undercut the nickel stressor layer 
and attempt to establish a crack initiation region. A roller moving down an inclined ramp 
induces controlled spalling by peeling an adhesive handle attached to the nickel 
stressor layer at a constant radius of curvature [16]. A systematic study that varies 
plating time, current density, and phosphorous acid concentration in the Ni plating bath 
is conducted to map values of appropriate residual stress and thickness that enable 
controlled spalling. The study reports controlled spalling achieved at residual stress 
values ranging from 90 to 2000 MPa where the high-stress nickel films are plated in a 
bath that contains either 5mM or 10mM of phosphorous acid (Figure 1.5). The high 
residual stress in Ni-P films permits controlled spalling at low stressor layer thicknesses 
and several instances of sub-5µm spalls are demonstrated (Figure 1.6) [27].  
The electroplating process developed by Crouse offers three primary benefits 
over sputtering that make it better suited for III-V substrate reuse technology. Unlike 
sputtering, electroplating does not require expensive vacuum technology to deposit the 
stressor layer. By optimizing bath chemistry and current density, electroplated stressor 
layers are demonstrated to achieve higher residual stress values, and as a result, can 
spall thickness as thin as the active layers in a III-V solar cell [16]. Finally, electroplating 
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is a fast process where a film able to induce controlled spalling can be generated in 









Figure 1.5 Controlled spalling window for 2cm x 2cm diced (100)-Ge samples using 
electrodeposited films from Watts nickel, 5mM H3PO3, and 10mM H3PO3 bath 
chemistries. Enclosed region is used to highlight high stresses generated by plating in 
5mM H3PO3, and 10mM H3PO3 bath chemistries. Process developed by Crouse and 
figure adapted from [27]. 
Figure 1.6 Stressor layers deposited from 5mM H3PO3 and 10mM H3PO3 bath 
chemistries at appropriate current densities achieve shallow spall depths due to high 
residual film stress and low plated thickness. Process developed by Crouse and figure 
adapted from [27]. 
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1.5 III-V Devices Grown on As-Spalled Material 
At NREL, dynamic hydride vapor phase epitaxy (D-HVPE) is being investigated 
as a low-cost high throughput alternative to traditional metal organic vapor phase 
epitaxy (MOVPE) for III-V growth. D-HVPE uses elemental precursors that are less 
expensive than metal-organic precursors used for MOVPE and allow for much higher 
growth rates [46]. In the D-HVPE process, abrupt heterointerfaces are made by using a 
reactor with two chambers shielded from each other by an inert gas curtain where the 
sample is translated from one chamber to the other [1]. Results from D-HVPE are very 
promising and devices show comparable performance to devices grown using MOVPE 
[46]. 
In an initial cost model, researchers at NREL demonstrate that using a low-cost 
substrate reuse method alongside D-HVPE is promising for making III-V devices 
affordable for commercial and residential applications [1]. Analysis by Ward concludes 
that in high volumes ELO offers more cost savings than spalling; however, that work 
assumes that devices are grown on (100)-GaAs substrates that require preferential 
spalling layers to be deposited because of faceting that occurs in (100)-GaAs [47], 
which is avoided in (100)-Ge. The study also fails to account for cost savings achieved 
by spalling devices directly from a boule or growing a III-V device on an as-spalled 
surface without CMP [4].  
An ongoing collaboration between Mines and NREL investigates the 
performance of solar cells grown using D-HVPE on an as-spalled surface without 
undergoing CMP. A previous study shows devices grown using HVPE on as-spalled 
2cm x 2cm diced (100)-Ge samples. In this work, a GaAs film grown on an as-spalled 
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Ge surface is suggested to be single crystal using XRD measurements. Additionally, the 
performance of a GaInAsP solar cell grown on as-spalled Ge demonstrates equivalent 
performance as a control sample grown on an epi-ready Ge surface. Both cells have 
relatively low efficiencies of about 7.5% that are attributed to suboptimal growth 
conditions [48].  
The collaboration in this work is very similar to the previous collaboration where 
once a method to controllably spall full Ge wafers is established, as-spalled substrates 
are provided to NREL where growth of III-V solar cells is optimized using HVPE. 
1.6  Thesis Layout 
 The goal of this work is to develop a method to reliably spall 2” (100)-Ge wafers 
in order to test the hypothesis that, despite having different geometries, the 
electroplating parameters used to controllably spall 2cm x 2cm diced (100)-Ge 
substrates [16] can be directly applied to controllably spall 2” (100)-Ge wafers. 
Controlled spalling at the wafer-scale is preferred to diced pieces because a larger 
surface area is generated for III-V device growth. Additionally, controlled spalling at the 
wafer-scale presents an opportunity to study geometry-related challenges that 
controlled spalling from a boule may also present. Once a controlled spalling process is 
established for 2” (100)-Ge wafers, the as-spalled wafers produced in this work are 
investigated as substrates for epitaxial growth of III-V solar cells.  
Chapter 2 describes in detail the process that this work establishes for spalling 2” 
(100)-Ge wafers. It begins by explaining the electroplating setup and the bath chemistry 
used to deposit the stressor layer. Next, the development of an automated spalling jig 
that facilitates controlled spalling at a constant velocity and safe wafer handling is 
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described. Finally, Chapter 2 establishes that changes to the crack initiation process 
from 2cm x 2cm diced (100)-Ge substrates to full 2” wafers (100)-Ge wafers is 
necessary to enable full wafer spalling, but the electroplating conditions can remain 
static.  
Chapter 3 presents various results collected for as-spalled Ge wafers. The first 
part of the chapter focuses on substrate reuse by investigating spall depth using laser 
profilometry. Next, the chapter transitions to examine as-spalled Ge wafers as 
substrates for III-V epitaxy. A 12.8% GaAs solar cell without an antireflective coating is 
grown on an as-spalled Ge wafer using HVPE at NREL. Device processing and testing 
is performed by Alessandro Cavalli [49]. This is the highest reported cell efficiency 
grown on an unpolished as-spalled surface thus far. Microscopy studies are conducted 
on as-spalled substrates to understand defects that are limiting device performance. 
Chapter 4 summarizes the work conducted in this thesis and presents ideas for 
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CHAPTER 2 
METHODS DEVELOPMENT FOR SPALLING (100)-GERMANIUM WAFERS  
 
While spall depth results from electroplated (100)-Ge test samples are promising 
(Figure 1.6), processes have not yet been adapted for a circular geometry like a wafer 
or boule. The purpose of this chapter is to discuss the challenges faced when 
attempting to controllably spall a (100)-Ge wafer and the solutions developed to meet 
these challenges. The first section in this chapter describes the experimental details of 
the electroplating process used to deposit a stressor layer onto a 2” (100)-Ge wafer. In 
section 2.2, the design of a roller-based spalling jig that allows control over exfoliation 
velocity and ensures safe wafer handling is presented. Finally, section 2.3 discusses 
initial difficulties encountered when spalling Ge wafers and demonstrates a novel non-
destructive crack initiation strategy that is compatible with electroplating.  
2.1 Electroplating (100)-Ge Wafers 
 The samples investigated in this thesis are single-sided polished 2” (5.0cm) - 
diameter 100-Ge wafers with a 6° off-cut towards the <111> purchased from AXT. The 
thickness ranges from 325-375µm. Wafers are Ga doped and have a resistivity ranging 
from 0.51E-2 to 2.32E-2 ohm•cm. For the spalling experiments discussed in this work, a 
stressor film is plated directly onto the polished Ge surface without first depositing a 
metal-seed layer.  
 An electroplating wafer holder purchased from A.M.M.T has three spring-loaded 
gold pads that make electrical contact with the polished side of the Ge wafer. 
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Electrolyte-compatible O-ring seals keep the electrical components, outer edge of the 





The Ge substrate is placed in the plating jig so that the < 100 > ±2° wafer flat is pointed 
towards the top of the jig (Figure 2.2). 
 
Figure 2.1 Front half of A.M.M.T electroplating jig. The polished side of a (100)-Ge wafer 
sits against gold contacts to make an electrical connection to the power supply. O-rings 
prevent electrolyte from entering jig. 
Figure 2.2 Schematic of wafer position when set on the front half of the plating jig. 
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The diameter of the plated region is 4.4cm where plating does not extend to the 
wafer’s edge and an unplated region with an area of ~4.7cm2 remains along the 





A 12cm x 10cm x 0.5cm bulk nickel plate suspended in the bath is used as the anode 
during electroplating. The power supply is from Dynatronix and is run under controlled 
current so that a constant current density is sustained during plating.  
 All plating experiments are conducted using a bath chemistry of 0.6M NiCl2∙6H2O 
(Sigma-Aldrich, 98%) and 5.0mM H3PO3 (Sigma-Aldrich, 99%) balanced with deionized 
H2O. This is the exact bath chemistry used by Crouse to achieve sub-5µm spall depths 
for 2cm x 2cm diced (100)-Ge samples (Figure 1.6) while also avoiding significant as-
spalled surface roughness generated from microcracking in the stressor film (observed 
for samples plated in a 0.6M NiCl2∙6H2O and 10.0mM H3PO3 bath chemistry) [27]. 
During plating, the polished face of the (100)-Ge substrate is positioned to be directly 
parallel with the nickel anode. The temperature of the plating bath is held constant at 
Figure 2.3 a. (100)-Ge wafer enclosed in plating jig prior to deposition. b. (100)-Ge 
wafer with electrodeposited stressor layer. Sample is sitting in the bottom half of a 
single wafer carrying box.   
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60°C (140°F). Constant filtration and agitation are used to reduce roughness and pitting 




 After electroplating, the electrolyte is rinsed from the sample using deionized 
water. The sample is then removed from the plating jig and stored in a N2 glove box 
until controlled spalling is attempted.  
2.2 Developing an Automated Spalling Jig to Exfoliate (100)-Ge Wafers  
 It has been experimentally observed in the literature that crack depth variations 
during controlled spalling contribute to as-spalled surface roughness of the substrate 
[16] [36] [47]. The vast majority of epitaxial semiconductor growth research and device 
development occurs on substrates that are in an “epi-ready” condition (roughness on 
the order of ~0.2nm). Therefore, envisioning a controlled spalling process that enables 
Figure 2.4 Experimental setup used to plate a stressor layer directly onto a polished 
(100)-Ge wafer. 
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direct III-V growth onto an as-spalled surface and eliminates the need for CMP after 
exfoliation also assumes the spalled surface is appropriately smooth. As discussed in 
section 1.3, IBM performs controlled spalling by removing an adhesive attached to the 
stressor layer by hand. Bedell et al. speculates that observable changes in fracture 
depth are the result of a nonconstant exfoliation velocity, where it is suggested that an 
automated exfoliation process can reduce as-spalled surface roughness [36]. Work in 
this thesis develops a method to exfoliate 2” (100)-Ge wafers at a constant velocity so 
that a quantitative study comparing surface roughness and spall velocity can be 
conducted in the future. This thesis also presents steps that are necessary to prevent 
wafer breakage during and after the controlled spalling process. 
2.2.1 Exfoliation of (100)-Ge Wafers at a Constant Velocity 
Prior work at Mines demonstrates controlled spalling of diced (100)-Ge and 
(100)-GaAs samples by using a gravity-driven roller that peels a piece of polyimide tape 
adhered to the electrodeposited stressor film as it moves down an inclined plane (Figure 




In this method, plated substrates are secured in place by gently pressing the unplated 
side of the sample against an adhesive rubber. The roller is placed at the top of the 
Figure 2.5 Gravity driven controlled spalling jig used for 2cm x 2cm diced samples. 
Adapted from [47]. 
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ramp and let go without any added force. The roller peels the polyimide tape at a low 
angle so that the exfoliated film does not crack. The velocity of the exfoliation process is 
controlled by ramp height and is not constant [47]. The argument can be made that for a 
2cm x 2cm diced sample the exfoliation velocity is near constant because the sample is 
sufficiently small. However, this is not the case for a 2” Ge wafer where a roller rotating 
down the ramp in Figure 2.5 is visually observed to slow down due to friction with the 
wafer’s large surface area.  
The jig designed in this work uses similar methods to achieve exfoliation for full 
wafers but does so at a constant velocity over the wafer surface by integrating a motor-
controlled linear actuator that is able to translate a roller along a lubricated linear guide 
rail system (Figure 2.6). The robust setup of the jig reduces roller wobbling that is 




Figure 2.6 Primary components of the automated spalling jig used for spalling at a 
constant velocity and safe wafer handling. 
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The Misumi linear actuator is a single axis robot with a moving stage that is 
controlled by a rolled ball screw. The stroke length of the stage is 250mm. The linear 
actuator comes with a controller and software package that allow the user to define the 
change in stage position, stage velocity, and stage acceleration.  
The roller is a polyurethane idler roller that has a circular diameter of 4” and is 3” 
wide, purchased from Sunray Inc. The surface of the polyurethane roller is smooth and 
uniform with a Shore hardness of 60A. This hardness is chosen to be relatively low for 
types of polyurethane offered by Sunray where the surface flexibility is believed to help 
prevent wafer crushing during the controlled spalling process. The idler roller has 
bearings in its center that allow the roller to effectively rotate around a shaft. Using 
appropriate L-shaped shaft supports, a shaft is attached to two Misumi 340mm linear 
guide rails to allow the roller to smoothly translate at a constant height. The linear 
actuator is mounted next to one of the guide rails where its stage is connected to the 




Figure 2.7 Close-up image of automated spalling jig showing how the linear actuator, 
guide rails, and roller are connected. 
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Using a function within the linear actuator’s software, the linear actuator’s moving 
stage, also assumed to be the roller’s velocity, can be measured. The minimum and 
maximum stage velocities are 9.5mm/s and 607.8mm/s respectively. As the linear 
actuator approaches its maximum velocity, achieving exfoliation at a constant velocity 
becomes increasingly difficult due to limitations fixed by the stage acceleration and 
stroke length. Figure 2.8 demonstrates that even when the acceleration is set to its 
maximum value, there is very little time spent at a constant velocity because the stage 





As a result, experiments in this thesis are performed at a maximum acceleration but at 
or below 50% of the maximum velocity so that the velocity of the roller remains constant 
over a larger portion of the stroke length (Figure 2.9). 
Figure 2.8 Real time trace of stage velocity measured by linear actuator software. Stage 
velocity and acceleration are set to their maximum values. 





Returning to Figure 2.5, the Ge wafer is positioned near the middle of the linear 
actuator’s stroke length to ensure that exfoliation occurs at a constant velocity and not 
while the roller is accelerating or decelerating.  
2.2.2 Preventing Wafer Breakage During and After Controlled Spalling 
 Section 2.2.2 describes features of the automated jig and spalling setup that 
ensure the wafer can be spalled and handled without breakage. To successfully induce 
controlled spalling by a peeling force, the substrate must be held in place. As discussed 
in section 2.2.1, prior research at Mines accomplished this for 2cm x 2cm diced samples 
by gently pressing the unplated side of the sample against an adhesive rubber [16]. For 
the 2” Ge wafers investigated in this project the adhesive rubber proves to be an 
effective method for restricting sample movement during roller induced controlled 
spalling. However, transferring the as-spalled wafer without breakage is difficult 
because of the large surface area in contact with the adhesive rubber that needs to be 
Figure 2.9 Real time trace of stage velocity measured by linear actuator software. Stage 
velocity is set to 50% of its maximum value. Acceleration is set to its maximum value. 
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pried off. A vacuum chuck is an alternative method for holding the sample down during 
controlled spalling [25]. Of the two methods, a vacuum chuck is a more practical choice 
for full wafer spalling because the suction force can be turned on and off making as-
spalled wafer handling significantly easier. A vacuum chuck is also compatible with a 
cleanroom environment because, unlike the adhesive rubber, there is no transfer of 
plasticizer to the substrate. 
 The automated jig in this work (Figure 2.6) utilizes a porous ceramic vacuum 
chuck provided by a research team at NREL to hold the plated wafer rigidly during 
controlled spalling. The vacuum chuck is altered to be compatible with a Varian SH-100 
scroll pump. Masking tape covers the majority of the vacuum chuck leaving an 
uncovered area that is only slightly larger than a 2” Ge wafer. The masking tape is 
applied to the vacuum chuck to increase the suction force of the pump and ensure that 
samples are positioned the same way every time by aligning the wafer flat with the flat 




Figure 2.10 Close-up of vacuum chuck showing how the Ge wafer is aligned. 
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Bedell et al. reports smooth fracture surfaces when silicon (Si) is controllably spalled 
along the [100], [-100], [010], and [0-10] directions [37]. Ge has the same diamond cubic 
crystal structure as Si. Therefore, controlled spalling in this work takes place along the 
[100] direction under the assumption that a high-quality surface will be produced for 




The vacuum chuck is mounted on a Thorlabs L490 lab jack (see Figure 2.6), so 
the sample height with respect to the roller can be finely tuned. It has been 
experimentally observed that if the sample is too high the force applied from the roller 
can crush the wafer. Therefore, all samples discussed in this thesis are spalled at the 
same height where minimal contact is made with the roller. A recent publication from 
Ward finds that tension in the adhesive handle layer can be used to steer the crack front 
Figure 2.11 All samples in this work are spalled in [100] direction. 
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and finely tune crack depth during controlled spalling [51]. In this work, measurements 
to determine the force that the roller induces on the sample as a function of the sample 
height are not conducted. However, because sample height is constant over all trials 
and the adhesive handle is applied to the stressor layer the same way every time, it is 
not expected that the setup of the automated spalling jig affects spall depth.  
The handle layer used to exfoliate the Ge wafer is 2” wide 0.001” thick Kapton 
polyimide tape with acrylic adhesive on one side purchased through McMaster-Carr 
(product number 7648A736). A 0.015” thick Teflon film purchased through McMaster-
Carr (product number 8711K91) is cut to have an opening the same size as the plated 
area to protect the unplated outer edge of the wafer (see Figure 2.3b). An appropriately 
sized piece of polyimide tape is laid on top of the Teflon mask with its adhesive side 
down and then gently pressed against the stressor layer. A 2” wide piece of masking 
tape is positioned with its adhesive side up under the edge of the polyimide tape closest 
to the roller. As the roller rotates over the masking tape, the masking tape acts as a 
handle to lift the polyimide tape and induce controlled spalling. To ensure that the 
masking tape handle sticks to the roller, an additional piece of masking tape is wrapped 
taut around the outside of the roller with its adhesive side facing outwards. Figure 2.12 
shows a schematic (not drawn to scale) of how a peel force is generated to induce 
controlled spalling. Figure 2.13 shows the final sample setup just before the roller is 
actuated to induce controlled spalling.  








Figure 2.12 A peel force is generated by the roller when the masking tape acts as a 
handle to lift the polyimide tape adhered to the stressor layer. 
Figure 2.13 a. Automated spalling jig with sample position highlighted. b. Close-up of 
sample set-up with labeled components from Figure 2.12. 
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2.3 Developing a Crack Initiation Technique for Controlled Spalling of 
Electroplated 2” Ge-Wafers 
 For substrate reuse applications, a crack initiation technique should not limit the 
number of controlled spalling cycles that a substrate can undergo. Work in this thesis 
does not investigate highly destructive initiation techniques like laser ablation because 
the local damage is suspected to be problematic over the course of many exfoliation 
cycles. Section 2.3.1 first looks at a minimally destructive Ge etching strategy because 
the crack initiation technique is successful for enabling controlled spalling of 2cm x 2cm 
diced (100)-Ge samples [16]. Despite observed success on square test samples, the 
etching strategy does not prove to be an effective method for facilitating controlled 
spalling of full wafers, likely due to the wafer’s circular geometry. As a result, the etching 
technique is abandoned in favor of developing a new process. Section 2.3.2 shifts to 
describe a novel nondestructive crack initiation technique developed in this work where 
controlled spalling is achieved through effective edge release of the stressor film. 
2.3.1 Controlled Spalling by Using an Etch Induced Crack Initiation Strategy 
 In the controlled spalling process for 2cm x 2cm diced (100)-Ge substrates 
developed by Crouse, plated samples are submerged in a 195mL 2:1:10 volumetric 
solution of NH4OH (BDH, ACS Grade), H2O2 (Macron Fine Chemicals, 30% Sol.), and 
deionized H2O for 3 minutes, while the solution is agitated with a stir bar. Mechanical 
profilometry results show that ~0.8µm of the unplated Ge thickness along the perimeter 
of the sample is removed [27]. A crack initiation region is hypothesized to form when the 
etchant undercuts the stressor layer (Figure 2.14). A data map produced by Crouse 
shows the different combinations of current density and plating time that permit roller-
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induced controlled spalling of diced (100)-Ge samples (Figure 2.15). Samples plated 
using a 0.6M NiCl2∙6H2O and 5.0mM H3PO3 bath chemistry are circled because the 






Figure 2.15 Current density and plating time required to spall 2cm x 2cm diced (100)-Ge 
samples. Samples plated in the 0.6M NiCl2∙6H2O and 5.0mM H3PO3 bath chemistry are 
circled. Adapted from [16]. 
Figure 2.14 Schematic (not drawn to scale) of etch induced crack initiation region. 
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Several experiments are conducted where (100)-Ge wafers are plated using a 
current density of either J = 40mA/cm2, J = 60mA/cm2, or J = 80mA/cm2 and a plating 
time chosen near the trendline in Figure 2.15. The samples are etched in 195mL of 
2:1:10 for 3 minutes. When controlled spalling is attempted on a Ge wafer that has been 
etched in 195mL of 2:1:10 for 3 minutes, the sample lifts from the vacuum chuck 
resulting in wafer breakage (Figure 2.16). Interestingly, it is observed that when 
tweezers are used to pry the broken sample pieces from the polyimide tape handle, a 
film is left due to spalling; thus individual fractured pieces undergo controlled spalling, 
indicating that the residual stress and thickness in the electrodeposit are adequate, but 





It is initially hypothesized that the critical force needed to initiate fracture is 
greater than the suction force of the vacuum causing the sample to be pried upwards by 
the roller. However, in an experiment where a sample plated at J = 60mA/cm2 and 
Figure 2.16 2” (100)-Ge wafer plated at J = 80mA/cm2 and t = 2.50 minutes. Sample is 
lifted from the vacuum chuck and crushed during controlled spalling attempt. 
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t = 3.90 minutes is held in place by a piece of polyimide tape with double-sided 
adhesive instead of the vacuum stage, the tape handle attached to the stressor layer 
(see Figure 2.12 for reference) is observed to delaminate from the sample without 
inducing controlled spalling (Figure 2.17). These results are interpreted as evidence that 
etching an unfractured wafer in 195mL of 2:1:10 for 3 minutes does not generate a 




The etchant volume is increased to 975mL to test if the large unplated backside 
of the wafer prohibits the formation of a critical crack initiation region by etchant 
depletion. Results do not yield successful controlled spalling of a full wafer. Another 
experiment is conducted where a sample is plated at J = 80mA/cm2 and t = 2.50 
minutes and then etched in 975mL of 2:1:10 for 6 minutes. The increased etch time 
does not generate an effective crack initiation region and the sample is fractured during 
attempted controlled spalling. One sample is plated at J = 80mA/cm2 and t = 7.00 
minutes (Figure 2.18), a condition far above the trendline in Figure 2.15. In this case, 
Figure 2.17 2” Unsuccessful controlled spalling attempt of 2” (100)-Ge wafer plated at 
J = 60mA/cm2 and t = 3.90 minutes. Sample is not lifted or crushed by the roller. The 
polyimide tape handle delaminated.  
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the sample fractures at its edge and undergoes spontaneous spalling during the 





In some cases, a wafer is fractured at its edge during either the electroplating or 
controlled spalling process. This becomes an important detail where all fractured 
samples plated at points near or along the trendline undergo controlled spalling (Figure 
2.19), but unfractured wafers do not.  
 
 
Figure 2.19 a. Breakage at the wafer’s edge during the electroplating process. Sample 
plated at J = 80mA/cm2 and t = 2.75 minutes. b. Plated sample from (a) successfully 
undergoes controlled spalling. c. Fractured Ge substrate post-spalling. 
Figure 2.18 Spontaneous spalling of 2” (100)-Ge wafer plated at J = 80mA/cm2 and 
t = 7.00 minutes. The rough surface is generated from interacting crack fronts. 
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In comparing a 2” (100)-Ge wafer to a 2cm x 2cm diced sample, sample 
geometry is suspected to play a major role in the effectiveness of the 2:1:10 etch step to 
facilitate controlled spalling. In a 2cm x 2cm diced (100)-Ge sample, controlled spalling 
is likely to originate at the corners where the stress is highly concentrated (Figure 2.20). 
It is hypothesized that the combination of the stress concentrators at the corners along 





Likewise, controlled spalling is able to occur in a fractured wafer because the broken 
edge provides sharp corners where a crack can propagate from (Figure 2.21).  
 
 
Figure 2.20 a. Plated 2cm x 2cm diced (100)-Ge with stress concentrators highlighted b. 
Plated 2” (100)-Ge wafer.  
Figure 2.21 Fractured Ge wafer post spalling with stress concentrators highlighted.  
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Intentionally fracturing a wafer along its edge is not compatible with the goal of 
substrate reuse in this project because more surface area would be lost with every 
exfoliation cycle. Therefore, this technique is abandoned in favor of investigating an 
alternative nondestructive crack initiation technique that can facilitate controlled spalling 
of a 2” (100)-Ge wafer. 
2.3.2 Controlled Spalling by Initiating Edge Release of the Stressor Film 
 A patent published by Bedell et al. describes a non-destructive crack initiation 
technique known as an adhesion demoter that is applied to the edge of a wafer prior to 
depositing the stressor layer (Figure 2.22). The patent provides several examples of 
what an adhesion demoter consists of, including photoresist materials, polymers, 
hydrocarbon materials, inks, powders, pastes, or non-adherent metals. The purpose of 
the adhesion demoter is to prevent the stressor layer from adhering well to the edge of 
the base substrate [39]. The patent asserts that the abrupt stress gradient that forms as 
a result of the strong stressor adhesion on one side of the demoter and the near-zero 
adhesion on the other facilitates effective edge release of the stressor film and enables 




Figure 2.22 Schematic of substrate with adhesion demoter and deposited stressor film. 
Adapted from figure in [39]. 
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 Due to the electroplating process used in this work, the adhesion demoter needs 
to be electrically conductive. While the stressor layer should not adhere well to the 
demoter, it still needs to extend over it to achieve effective boundary release. Controlled 
spalling trials using an adhesion demoter are conducted using Pelco conductive silver 
paste, product number 16062-15. A circular polymer mask with a diameter of 4.2cm 
(slightly smaller than the 4.4cm diameter of the plated area) is used to hand paint the 
silver paste around the wafer’s periphery. The stressor layer is then electroplated 
directly onto the silver paste and germanium substrate (Figure 2.23). When controlled 
spalling is attempted directly after electroplating over the Ge substrate and silver paste, 




A new experiment is devised where prior to controlled spalling the stressor 
layer’s edge is released by dissolving the silver paste. This is accomplished by using a 
wafer holder to suspend the plated sample in a beaker filled with acetone where the 
beaker is sonicated for ~3-10 seconds until the stressor film is observed to lift (Figure 
2.24). The sonication step is effective in undercutting the stressor layer and removing a 
majority of the silver paint (Figure 2.25).  
Figure 2.23 a. Polished side of 2” (100)-Ge wafer. b. Conductive silver paste applied to 
wafer’s periphery. c. Sample after electroplating at J = 60mA/cm2 and t = 3.90 minutes. 








When controlled spalling is then attempted using the automated spalling jig and 
boundary release step, a thin film is observed to successfully exfoliate from the 
germanium substrate (Figure 2.26). 10 out of 10 samples plated near the trendline in 
Figure 2.15 and prepared using the boundary release step are observed to successfully 
undergo controlled spalling (Table 2.1). It is concluded that the same plating conditions 
used to controllably spall a 2cm x 2cm diced (100)-Ge sample can be used to spall a 2” 
(100)-Ge wafer. However, because the Ge wafer lacks stress concentrators, an 
Figure 2.24 Observed boundary release of the stressor film after the sonication step. 
Sample is being in the wafer holder that is used to suspend the sample in the beaker 
filled with acetone. 
Figure 2.25 Schematic showing the boundary release of the stressor film after the 
acetone sonication step. 
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Plating time  
t (minutes) 
Successful controlled spall 
(Y/N) 
80 2.50 Y 
60 3.90 Y 
60 3.90 Y 
60 3.90 Y 
60 3.60 Y 
60 4.20 Y 
60 3.90 Y 
60 3.90 Y 
60 3.90 Y 






Figure 2.26 a. Controlled spalling of a 2” (100)-Ge wafer is successfully completed 
using the boundary release step. b. A spalled 2” (100)-Ge substrate. c. Exfoliated (100)-
Ge film residual silver paint can be observed along the edge of the sample 
Table 2.1 Controlled spalling results from using silver paste boundary release step 
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CHAPTER 3 
CONTROLLED SPALLING OF 2” (100)-GE WAFERS FOR III-V PHOTOVOLTAICS 
 
Having established a method to reliably spall 2” (100)-Ge wafers in Chapter 2, 
the purpose of this chapter is to present results pertaining to the application of 
controlled spalling for III-V photovoltaic devices. Section 3.1 begins by investigating 
whether spall depths observed in this work are consistent with the shallow depths that 
Crouse reports for controlled spalling of 2cm x 2cm diced (100)-Ge wafers [27]. A spall 
depth on the order of a few micrometers is necessary to exfoliate the active layers of a 
III-V device grown on a (100)-Ge substrate. Section 3.2 transitions to describe the first 
successful GaAs device grown on an as-spalled Ge wafer. Section 3.3 is broken into 
two parts and discusses microscopy experiments used to investigate the as-spalled 
surface. The first part focuses specifically on analyzing parallel striations running 
perpendicular to the crack front known as arrest lines. The second part presents a study 
of whether dislocations form during the controlled spalling process. Finally, section 3.4 
summarizes the findings in this chapter.  
3.1 Examining Spall Depth in Electroplated (100)-Ge Wafers 
  For controlled spalling to be a viable reuse technology, the spall depth needs to 
be reliable so that the exfoliated film has a consistent thickness on the order of a few 
micrometers. Using a Keyence LC-2400 series laser profilometer, Crouse demonstrates 
that a steady-state spall depth on the order of a few micrometers dominates in the 
center of an as-spalled 2cm x 2cm diced (100)-Ge substrate, where almost planar 
fracture is observed. Along the outer 2mm of the as-spalled surface, spall depth is not 
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constant due to edge effects [16]. However, it is hypothesized that by scaling up to full 
2” wafers, a larger surface area with a steady-state spall depth will be observed to allow 
more devices to be grown on a single substrate.  
 Stressor layers electrodeposited on 2” (100)-Ge wafers are observed to consist 
of two different regions characterized by a difference in their reflectivity. This effect is 
not observed in the smaller plated diced samples where the stressor layer is relatively 
uniform (see Figure 2.20a). For the 2” Ge wafers, the location of the less reflective 
region is extremely sensitive to the flow profile of the bath whereby adjusting the 
position of the agitator (see Figure 2.4) is observed to change the less reflective 
region’s location (Figure 3.1). In this work and Crouse’s work, an air pump is used to 
agitate the bath. The less reflective region is observed in all full wafer depositions, 
regardless of plating conditions, where samples plated with the same flow profile have 




Figure 3.1 Both samples are plated at J = 60mA/cm2 and t = 3.90 minutes but with a 
different bath flow profile. A dark gray area is observed in both cases. 





Crouse reports reproducible steady-state spall depths ranging from 2-10µm for 
2cm x 2cm diced (100)-Ge samples plated at J = 60mA/cm2 and t = 3.90 minutes in a 
0.6M NiCl2∙6H2O and 5.0mM H3PO3 bath chemistry [27]. To enable direct comparison of 
exfoliation depths, 2” (100)-Ge wafers are electroplated using the same conditions and 
bath chemistry. Two different flow profiles are used to observe if the nonuniformity in the 
stressor layer affects steady-state spall depth. Spall depth is measured using a 
Keyence LC-2400 series laser profilometer with a resolution of ±0.025µm. 
 Sample (a.) in Figures 3.1 and 3.2 is controllably spalled and the as-spalled 
surface is examined using laser profilometry. In Figure 3.3, the left image is taken of the 
electroplated sample, but the profilometry scan is taken over the as-spalled surface. 
The figure is set up this way to demonstrate the relationship between the reflectivity of 
the stressor layer and the spall depth. It is evident in the image that the spall depth is 
consistent over the more reflective part of the stressor layer. However, spall depth 
Figure 3.2 Both samples are plated with the same bath flow profile. a. Sample plated at 
J = 60mA/cm2 and t = 3.90 minutes. b. Sample plated at J = 80mA/cm2 and t = 1.50 
minutes. 
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varies by more than 10µm over the less reflective region. Absolute spall depth in the 
less reflective region is also greater than a few micrometers, which is undesirable for 




For another sample plated in a different flow profile at J = 60mA/cm2 and 
t = 3.90 minutes, the less reflective region is observed to shift more towards the center 
of the sample (Figure 3.4). Like the previous case, the less reflective region is observed 
to correlate with a deep spall.  
Figure 3.3 Relationship between the shade of the stressor layer and the measured spall 
depth for the first agitator setup. 




Results from this section suggest that the stressor layer uniformity needs to be 
optimized in order to achieve a consistent spall depth on the order of a few 
micrometers. Returning to Figures 1.4 and 1.6, spall depth is observed to scale with 
stressor layer thickness in controlled spalling of (100)-Ge substrates. Therefore, it is 
hypothesized that areas with different reflectivity across a single stressor layer are the 
result of different thicknesses being plated onto the sample. Future electroplating 
experiments need to be conducted where a uniform stressor layer is the primary 
concern. Suggestions for future work can be found in Chapter 4 of this thesis. Once a 
uniform stressor layer is achieved, a more accurate comparison can be made between 
an as-spalled 2” Ge wafer and an as-spalled 2cm x 2cm diced Ge substrate to see if 
plating at the same condition leads to a similar steady-state spall depth.  
Figure 3.4 Relationship between the shade of the stressor layer and the measured spall 
depth for the second agitator setup. 
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3.2 III-V Device Growth on an As-Spalled Germanium Wafer 
As described in Section 1.3, a tandem InGaP/InGaAs device grown using metal 
organic chemical vapor deposition (MOCVD) and controllably spalled from a (100)-Ge 
substrate exhibits equivalent performance to a control sample grown on bulk Ge [40, 
41]. This work addresses another critical piece of the wafer reuse pathway by 
investigating III-V devices grown on a previously spalled Ge substrate without any other 
preconditioning steps. An earlier collaboration between NREL and Mines demonstrates 
a single crystal GaAs film grown using HVPE on an as-spalled 2cm x 2cm diced (100)-
Ge substrate. The study also reports a 7.5% efficient GaInAsP solar cell grown on an 
as-spalled 2cm x 2cm diced (100)-Ge substrate using metal organic vapor deposition 
(MOCVD) [48]. In this work, GaAs solar cells without antireflective coatings are grown 
on an as-spalled 2” (100)-Ge wafer using HVPE.  
 The stressor layer used to spall the Ge substrate is deposited at J = 80mA/cm2 
and t = 2.75 minutes in a 0.6M NiCl2∙6H2O and 5.0mM H3PO3 bath chemistry. Device 
processing and characterization is performed by Alessandro Cavalli at NREL. A 
schematic showing device layers can be found in [49]. (J-V) performance is measured 
on an XT10 solar simulator, calibrated to simulate the AM1.5G spectrum at 1000 W/m2. 
Cavalli’s results show a 12.8% efficient GaAs device grown on the as-spalled Ge wafer, 
which is currently the highest reported efficiency for a device grown on an as-spalled 
surface (Figure 3.5) [49]. 





For samples plated at high current densities such as the (100)-Ge wafer used in 
this study, one concern is that the spall depth becomes so shallow that fracture occurs 
at the substrate/stressor interface (delamination) instead of propagating into the 
substrate during controlled spalling. In Cavalli’s analysis of the 12.8% efficient GaAs 
cell, he observes roughness in the morphology of the device that is consistent with 
crack arrest lines (discussed in Section 3.3) formed during the controlled spalling 
process [49]. While this observation suggests that controlled spalling occurred, energy-
dispersive X-ray spectroscopy (EDS) maps of the Ge Lα and Ni Kα signatures can be 
Figure 3.5 JV curve of a GaAs PV device grown on an as-spalled 2” (100)-Ge wafer.  
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generated over the cell’s area to prove that a continuous Ge film is exfoliated. EDS is an 
elemental analysis technique that detects signature X-rays emitted due to the sample’s 
interaction with the electron beam. In this case, a Ge Lα map with high intensity over the 
entire image and a Ni Kα map with little to no intensity indicates a continuous Ge film.  
 During device processing, multiple 0.25cm2 GaAs devices are deposited on the 
same as-spalled Ge substrate. To correlate the position of the 12.8% efficient device 
with a position on the exfoliated film, ImageJ is used on SEM micrographs of the 
exfoliated film surface, which is marked with a fiducial marker, “C’ “, using permanent 
marker. Due to the insulating nature of the Kapton polyimide tape handle, the exfoliated 
film is observed in a Quanta scanning electron microscope (SEM) run under ESEM 
mode (1.0-10 Torr). The electron accelerating voltage is 15.0 keV. The film is held flat to 
the microscope’s stage using copper foil tape.  
A survey image larger than the GaAs solar cell (Figure 3.6) is taken over the area 
denoted by C’ on the exfoliated Ge foil along with EDS maps of the Ge Lα and Ni Kα 
signatures at the same magnification (Figure 3.7). Strong spot intensity across the 
entire Ge Lα map indicates that controlled spalling does occur and there is no sign of 
delamination where the solar cell is located. However, weak spot intensity in the Ni Kα 
map implies that the spalled Ge layer is very thin because the electrons are interacting 
with the nickel stressor beneath the exfoliated Ge film to generate Ni Kα X-rays. The 
Kanaya and Okayama equation (3.1) is used to estimate the maximum electron 
penetration depth in Ge at a 15keV accelerating voltage where 𝐴 is the atomic weight 
(g/mole), 𝑍 is the atomic number, 𝜌 is the density (g/cm3), and 𝐸/ (keV) is the beam 
energy [52].  
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The electron penetration depth is calculated to be 1.59µm, which implies that spall 







Figure 3.6 Low magnification survey image showing where EDS maps are taken Black 
areas are fiducial markers indicating cell location on film.  
Figure 3.7 EDS maps taken of Ge Lα and Ni Kα lines. 
(3.1) 
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3.3 Microscopy Study of the As-Spalled Ge Surface 
 In [49], Cavalli observes that the GaAs device grown on as-spalled Ge has a high 
dark current that is associated with a low VOC and decreased device performance. 
Cavalli shows that nonradiative carrier recombination occurs at large crack arrest lines 
(20-50µm width, 1-5µm height) leading to a high dark current. An arrest line is a feature 
that forms perpendicular to the crack front and is observed when the crack propagation 
temporarily halts and restarts again. Crack arrest occurs due to a change in the stress 
state where, if the crack restarts, its direction slightly changes leaving a discontinuity 
[53]. Unlike large crack arrest lines, Cavalli observes that smaller arrest lines (<5µm 
width, <200nm height) do not significantly impact device performance [49]. 
For the thermally induced controlled spalling process discussed in Section 1.3, 
Berardone et al. presents a numerical study to describe the process of crack arrest. In 
the study, Berardone shows that the KI stress intensity factor decreases with crack 
length while the KII stress intensity factor remains equal to zero during controlled 
spalling in a bilayer system. If the crack length extends to a point where 
KI system < KIC substrate then the crack will arrest because the critical condition for fracture 
is no longer met [54]. The act of mechanically spalling a sample is slightly different than 
thermally induced spalling, but it is hypothesized that a similar effect is causing the 
crack arrest lines to form where KI decreases to the point that KI system < KIC substrate. 
Crouse observes the formation of arrest lines on as-spalled 2cm x 2cm diced (100)-Ge 
samples [16]. Bedell et al. also reports arrest lines on as-spalled (110)-GaAs [36] and 
(0001) GaN [55] substrates. In Section 3.3.1, the presence of arrest lines is investigated 
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using light optical microscopy (LOM) and scanning electron microscopy. Results and 
hypotheses are presented about the origin of the large arrest lines observed by Cavalli.  
Dislocations are another type of defect that can act as a recombination center, 
limiting the VOC of a GaAs solar cell [56]. In section 3.3.2 a preliminary transmission 
electron microscopy (TEM) study is presented where an as-spalled surface is imaged to 
see if dislocations form during the electroplating or controlled spalling process. Melissa 
Dangler and David Diercks at Mines assist in performing TEM sample preparation and 
TEM imaging respectively.  
3.3.1 Investigating the Presence of Crack Arrest Lines on As-Spalled Ge Wafers 
 In [16], Crouse finds that arrest lines are generated on an as-spalled 2cm x 2cm 
diced (100)-Ge substrate when using the ramp jig in Figure 2.5 to facilitate controlled 
spalling. Arrest lines significantly impact the measured RMS roughness of the substrate. 
AFM measurements conducted between arrest lines show an RMS roughness of 
2.3nm. However, larger 8mm x 8mm scans obtained using laser profilometry show an 
RMS roughness of 2.14µm. Crouse observes the presence of arrest lines across the 
entire as-spalled surface (Figure 3.8). 
 
Figure 3.8 Arrest lines are observed on a 2cm x 2cm diced (100)-Ge sample 
controllably spalled by Crouse using the inclined ramp in Figure 2.5. Adapted from [16]. 
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Visual inspection of an as-spalled Ge wafer produced in this work shows that the 
automated spalling jig does not remove the presence of crack arrest lines (Figure 3.9). 
As-spalled wafers appear to have less prominent arrest lines than as-spalled 2cm x 2cm 
substrates; however, it is currently unclear whether this observation is a result of the 




  LOM investigation of an as-spalled Ge wafer reveals that arrest lines are 
observable across the entire sample and are amplified near surface defects (Figure 
3.10). River patterns are observed near the defects and are likely a result of the abrupt 
change in stress state [57]. A JEOL JSM-7000F Field Emission SEM is also used to 
image the defect and arrest lines (Figure 3.11 & 3.12). 
Figure 3.9 Arrest lines are observed to form on as-spalled 2” (100)-Ge wafers. 






Figure 3.10 Light Optical Micrograph of arrest lines near surface defect. 
Figure 3.11 Low magnification scanning electron micrograph of defect and 
corresponding arrest lines. 




Further investigation finds that surface defects can be traced back to the 
electrodeposition process where defects observed on the plated film generate a 
corresponding defect on the as-spalled surface (Figure 3.13). Defects on the plated 
surface are imaged using LOM and SEM (Figure 3.14). Based on the defect’s circular 
appearance, it is hypothesized that hydrogen bubbles are forming at the Ge cathode 
during plating [58]. The bubbles eventually dissipate, but their temporary presence 
leaves an inhomogeneity in the nickel microstructure that is lower than the surrounding 
material. As the crack front approaches the inhomogeneity during controlled spalling, its 
path is adversely affected and arrest lines are amplified, as observed in Figure 3.10.  
 
Figure 3.12 Scanning electron micrograph of a crack arrest line, the line extends across 
the entire as-spalled surface. 







 An important distinction to make is that arrest lines are observed to for     
Figure 3.13 a. Defects observed on plated wafer with b. Corresponding defects 
observed on the as-spalled surface. 
Figure 3.14 Different defects imaged from bulk of the same sample plated at 
J = 60mA/cm2 and t = 3.90 minutes. a. Light optical micrograph of a defect b. Scanning 
electron micrograph of a defect. 
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 In [49], a distinction is made between “large” and “small” arrest lines where only 
large arrest lines are observed to significantly impact III-V device performance. This 
observation begs the question of whether the large arrest lines observed by Cavalli are 
a result of the crack interacting with surface defects or whether there is a distribution of 
arrest line size and what causes it. Future work should be conducted to understand the 
origin of the surface defects in order to eliminate them. Once defects from the 
electrodeposition process are eliminated, additional HVPE growth experiments can be 
conducted to see if a III-V device with a higher efficiency can be achieved. 
3.3.2 TEM Study of an As-Spalled Ge Wafer 
 This work presents a preliminary TEM study to understand if dislocations form 
during the electroplating or controlled spalling processes. Dislocations that form in the 
substrate can thread into a III-V device during epitaxy and limit device efficiency by 
acting as carrier recombination sites. For Ge wafers spalled in this work, twist hackle, 
observed along the edge of the as-spalled region, indicates competing Modes I and III 
type loading [16]. In silicon, dislocations are observed to form as a result of mixed mode 
loading; however, these experiments are conducted above the brittle to ductile transition 
temperature of silicon [59]. It is hypothesized that a region with mixed mode loading is 
the most probable location to find dislocations generated by either the electroplating or 
controlled spalling processes. However, dislocations are not expected to form because 
the electroplating and controlled spalling processes in this work take place at 60°C and 
room temperature respectively, well below the brittle to ductile transition temperature of 
Ge,~360°C [60].  
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 The sample investigated in this study is plated at J = 60mA/cm2 and t = 3.90 
minutes. A FEI Helios Nanolab 600I Focused Ion Beam (FIB) is used to prepare a TEM 
foil from the edge of the as-spalled region where the effect of mixed mode loading is 
observed. Protective platinum is used to define the length and width of the TEM 
specimen and extends across several twist hackle lines (Figure 3.15a). A TEM foil of 
the Ge substrate (Figure 3.15b) is then extracted and thinned for imaging using a FEI 





 The entire Ge foil is surveyed using the TEM; no dislocations are observed. A 
dark field image and high angle annular dark field image are provided for reference 
(Figure 3.16). These images show an area where a dislocation might be expected 
because of the step along the Ge substrate. It can be clearly observed though, that no 
dislocation is present. While one sample is not conclusive evidence, it is suspected that 
because electroplating and controlled spalling occur so far below the brittle to ductile 
Figure 3.15 FIB preparation of TEM foil. a. Platinum is deposited directly onto the twist 
hackle. b. Micrograph showing Ge TEM foil prior to lift out and thinning. 
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transition temperature of Ge, brittle fracture dominates, and spalled surfaces do not 
contain a higher dislocation density than the original wafer. Additional experiments need 
to be conducted to see if dislocations are nucleated at arrest lines during III-V epitaxial 
growth on an as-spalled Ge substrate as a result of interruptions or interactions of step 





3.4 Chapter Summary  
 Results from this chapter suggest that, with further optimization, controlled 
spalling of (100)-Ge wafers via an electroplated stressor layer is a viable substrate 
reuse method for III-V epitaxy. Laser profilometry results show that inconsistencies in 
spall depth is directly related to visual nonuniformities in the stressor layer. The 
appearance of the stressor layer is observed to change by changing the flow profile in 
the bath. Macroscopic circular defects in the stressor layer are hypothesized to be 
Figure 3.16 TEM images of as-spalled Ge substrate. The top layer is the deposited 
protective platinum. a. Dark field image. b. High angle annular dark field image. 
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caused by hydrogen bubbles generated during the electrodeposition process. Arrest 
lines that form due to the stopping and restarting of the crack front are observed across 
the entirety of the as-spalled (100)-Ge wafer but are amplified near the circular defects 
in the stressor layer. Despite surface roughness generated during controlled spalling, a 
12.8% efficient GaAs cell is grown on an as-spalled (100)-Ge wafer using HVPE at 
NREL. A TEM study indicates that brittle fracture dominates during controlled spalling 
and dislocations are not observed. Future work needs to be conducted to investigate 
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CHAPTER 4 
SUMMARY AND FUTURE WORK 
 
4.1 Summary 
This work develops a method to reliably spall 2” (100)-Ge wafers in order to test 
the hypothesis that, despite having different geometries, the electroplating parameters 
used to controllably spall 2cm x 2cm diced (100)-Ge substrates [16] can be directly 
applied to controllably spall 2” (100)-Ge wafers. An automated spalling jig is developed 
so that controlled spalling can be achieved at a constant velocity and the as-spalled 
wafers can be safely handled after exfoliation. Wafers in this work are electroplated with 
a circular stressor layer that lacks stress concentrators, and as a result, an appropriate 
crack initiation technique is necessary to induce controlled spalling. The process 
developed in this work enables effective boundary release of the stressor layer by 
dissolving silver paste applied beneath the stressor layer’s edge. Using this crack 
initiation technique, 2” (100)-Ge wafers are observed to controllably spall at the same 
electroplating parameters established by Crouse for 2cm x 2cm diced (100)-Ge 
substrates (see Figure 2.15). This is a promising result for substrate reuse because it 
shows that the parameters describing the electroplated stressor layer can be extended 
to larger substrates with a different geometry.  
A 12.8% efficient GaAs device without an antireflective coating is grown on an 
as-spalled Ge wafer in collaboration with NREL. As-spalled Ge wafers are characterized 
by investigating spall depth and surface quality. Spall depth is not uniform over the as-
spalled wafer and is observed to be related to the flow profile in the electroplating bath. 
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Crack arrest lines span the entire width of the as-spalled wafer and run orthogonal to 
the crack direction. The size of arrest lines is amplified by defects that are demonstrated 
to form during the electroplating process; however, arrest lines in Ge appear to be 
morphological defects only, as dislocations are not observed to form as a result of 
electroplating or controlled spalling processes.  
4.2 Future Work 
 This work presents a fast and effective method to controllably spall 2” (100)-Ge 
wafers. However, further optimization is required for this process to be an industrially 
viable substrate reuse strategy. Some potential areas for future research are highlighted 
below.  
Hand painting silver paste to establish a crack initiation region is acceptable for 
proof-of-concept experiments but has a major drawback of being difficult to remove from 
the as-spalled wafer. Future work should investigate other adhesion demoters [39] to 
see if a different type of demoter enables controlled spalling while also being easy to 
remove or one that remains inert during III-V growth.  
Generating a uniform and consistent spall depth is another area that needs to be 
investigated. It is shown that the flow profile is generating a nonuniformity in the stressor 
layer and hypothesized that the nonuniformity manifests as thickness differences. 
Optimizing bath agitation may correct this issue. Additionally, work can be conducted to 
investigate the effects of depositing a metal adhesion layer directly onto a (100)-Ge 
substrate prior to electrodeposition of the stressor layer [61]. A metal adhesion layer is a 
5-500nm film composed of elemental metals that the stressor layer adheres well to [37]. 
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The addition of an adhesion layer may promote a more uniform stressor layer to 
achieve a controllable and consistent spall depth.   
Reducing as-spalled surface roughness due to features such as large crack 
arrest lines is hypothesized to be a path towards higher efficiency devices. It is 
suspected that the formation of large arrest lines can be eliminated by preventing the 
formation of hydrogen bubbles during the electroplating process. Another potential area 
to investigate is reducing the effects of surface inhomogeneities by placing a compliant 
material beneath the substrate during controlled spalling. In a patent, Bedell et al. 
shows that an exfoliated film from a 4” Ge wafer has a smoother surface when a 
compliant material is interposed between the substrate and the vacuum chuck during 
controlled spalling versus when it is not [62]. The reason why a higher quality surface is 
achieved is not described. However, it is worth investigating in the future to see if the 
compliant material can eliminate the effects of circular inhomogeneities generated in the 
stressor layer during electrodeposition.  
To completely remove crack arrest lines, it is hypothesized that a method to keep 
𝐾1 > 𝐾12 as the crack length increases is necessary. A numerical study like the one 
conducted for thermally induced spalling [54] may prove effective here. Finally, small 
arrest lines and other potential defects that may form during III-V epitaxy need to be 
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